1. 6de1938 ART: Remove incorrect HFakeString optimization by David Brazdil · 10 years ago
  2. 08d3ab5 Merge "Fixed bug with hoisting/deopting in taken-block instead of preheader. With a fail-before pass-after regression test." by Aart Bik · 10 years ago
  3. f96c43e Merge "Reduce code size by sharing slow paths." by Aart Bik · 10 years ago
  4. 55b14df Fixed bug with hoisting/deopting in taken-block instead of preheader. by Aart Bik · 10 years ago
  5. 86e4278 Add DWARF type information generation. by Tamas Berghammer · 10 years ago
  6. 5cc349f Report DWARF debug information for JITed code. by David Srbecky · 10 years ago
  7. 1cde058 HDeoptimize can also trigger GC. by Nicolas Geoffray · 10 years ago
  8. 185be57 Merge "Fix memory fences in the ARM64 UnsafeCas intrinsics." by Roland Levillain · 10 years ago
  9. bb3a8bd Merge "Set side effects to HNullCheck and HBoundsCheck." by Nicolas Geoffray · 10 years ago
  10. 1af564e Set side effects to HNullCheck and HBoundsCheck. by Nicolas Geoffray · 10 years ago
  11. 67fcbd4 Merge "MIPS: Implement HRor" by Vladimir Marko · 10 years ago
  12. 42249c3 Reduce code size by sharing slow paths. by Aart Bik · 10 years ago
  13. a3eca2d Do not leave intermediate addresses across Java calls. by Nicolas Geoffray · 10 years ago
  14. 3da15f8 Merge "Optimizing/ARM: Fix CmpConstant()." by Vladimir Marko · 10 years ago
  15. 4bedb38 Fix memory fences in the ARM64 UnsafeCas intrinsics. by Roland Levillain · 10 years ago
  16. 8566a91 Merge "Generate Nops to ensure that debug stack maps have distinct PC." by David Srbecky · 10 years ago
  17. f871d46 Merge "Don't use std::abs on INT_MIN/LONG_MIN, it's undefined." by Nicolas Geoffray · 10 years ago
  18. b7070a2 Generate Nops to ensure that debug stack maps have distinct PC. by David Srbecky · 10 years ago
  19. 68f6289 Don't use std::abs on INT_MIN/LONG_MIN, it's undefined. by Nicolas Geoffray · 10 years ago
  20. 363910e Merge "Add a missing implicit null check in the ARM codegen." by Roland Levillain · 10 years ago
  21. 80e6709 Small implicit null checks refactoring in the ARM codegen. by Roland Levillain · 10 years ago
  22. 1407ee7 Add a missing implicit null check in the ARM codegen. by Roland Levillain · 10 years ago
  23. c928591 ARM Baker's read barrier fast path implementation. by Roland Levillain · 10 years ago
  24. 0580d96 Fix a crash with unresolved classes. by Nicolas Geoffray · 10 years ago
  25. 744a1c6 ART: Don't set initial RTI for BoundType if input untyped by David Brazdil · 10 years ago
  26. 15693bf ART: Resolve ambiguous ArraySets by David Brazdil · 10 years ago
  27. f555258 ART: Create BoundType for CheckCast early by David Brazdil · 10 years ago
  28. fd2140f ART: Make opt inliner a little bit cleaner/faster by Andreas Gampe · 10 years ago
  29. 92d9060 MIPS: Implement HRor by Alexey Frunze · 10 years ago
  30. d87f3ea ART: Use Primitive::Is64BitType in SsaBuilder::TypePhiFromInputs by David Brazdil · 10 years ago
  31. f196a43 Merge "X86: templatize GenerateTestAndBranch and friends" by David Brazdil · 10 years ago
  32. 06856d3 Merge "Detect phi cycles." by Nicolas Geoffray · 10 years ago
  33. a3f0bf3 Merge "Revert "Revert "Tweak inlining heuristics.""" by Nicolas Geoffray · 10 years ago
  34. 5949fa0 Revert "Revert "Tweak inlining heuristics."" by Nicolas Geoffray · 10 years ago
  35. 5f332cb Merge "MIPS32: improvements in code generation (mostly 64-bit ALU ops)" by Nicolas Geoffray · 10 years ago
  36. b7371a5 Merge "Remove bogus DCHECK in induction analysis." by Nicolas Geoffray · 10 years ago
  37. 152408f X86: templatize GenerateTestAndBranch and friends by Mark Mendell · 10 years ago
  38. b35302b Remove bogus DCHECK in induction analysis. by Nicolas Geoffray · 10 years ago
  39. 295abc1 ART: Set RTI of HArm64IntermediateAddress by David Brazdil · 10 years ago
  40. 4833f5a ART: Refactor SsaBuilder for more precise typing info by David Brazdil · 10 years ago
  41. 5d75afe Improved side-effects/can-throw information on intrinsics. by Aart Bik · 10 years ago
  42. fa0dc72 Merge "On x64, cmpl can never take a int64 immediate." by Nicolas Geoffray · 10 years ago
  43. 6ce0173 On x64, cmpl can never take a int64 immediate. by Nicolas Geoffray · 10 years ago
  44. 1c421aa Merge "Fix code generation for String.<init> on x64." by Nicolas Geoffray · 10 years ago
  45. 7f59d59 Fix code generation for String.<init> on x64. by Nicolas Geoffray · 10 years ago
  46. e6d0d8d ART: Disable Math.round intrinsics by Andreas Gampe · 10 years ago
  47. 095b1df Revert "Make Math.round consistent on arm64." by Andreas Gampe · 10 years ago
  48. 40041c9 Make Math.round consistent on arm64. by Nicolas Geoffray · 10 years ago
  49. dcdc85b Dex2oat support for multiple oat file and image file outputs. by Jeff Hao · 11 years ago
  50. 0cf4493 Generate more stack maps during native debugging. by David Srbecky · 10 years ago
  51. 5f7b58e Rewrite HInstruction::Is/As<type>(). by Vladimir Marko · 11 years ago
  52. ac6ac10 Optimizing/ARM: Fix CmpConstant(). by Vladimir Marko · 10 years ago
  53. 9865bde Rename NullHandle to ScopedNullHandle by Mathieu Chartier · 10 years ago
  54. 803cbb9 For LSE, further optimize stores for singleton references. by Mingyao Yang · 11 years ago
  55. 280a65b Merge "MIPS64: Fuse long and FP compare & condition in Optimizing." by Roland Levillain · 10 years ago
  56. ecf52df ART: Fix bug in LSE by David Brazdil · 10 years ago
  57. 2739411 Merge "Disable the UnsafeCASObject intrinsic with read barriers." by Roland Levillain · 10 years ago
  58. 391b866 Disable the UnsafeCASObject intrinsic with read barriers. by Roland Levillain · 10 years ago
  59. 570a920 Merge "Revert "Revert "X86: Use locked add rather than mfence""" by Aart Bik · 10 years ago
  60. 299a939 MIPS64: Fuse long and FP compare & condition in Optimizing. by Alexey Frunze · 10 years ago
  61. 14c4e90 Merge "Revert "Revert "ART: Reduce the instructions generated by packed switch.""" by Vladimir Marko · 10 years ago
  62. f3e0ee2 Revert "Revert "ART: Reduce the instructions generated by packed switch."" by Vladimir Marko · 10 years ago
  63. 3e3e4a7 Fix braino in parallel move resolver. by Nicolas Geoffray · 10 years ago
  64. 17077d8 Revert "Revert "X86: Use locked add rather than mfence"" by Mark P Mendell · 10 years ago
  65. 5c7aed3 MIPS32: improvements in code generation (mostly 64-bit ALU ops) by Alexey Frunze · 11 years ago
  66. 1c70f18 Merge "Revert "X86: Use locked add rather than mfence"" by Aart Bik · 10 years ago
  67. 0da3b91 Revert "X86: Use locked add rather than mfence" by Aart Bik · 10 years ago
  68. c3ca1e6 Merge "X86: Use locked add rather than mfence" by Aart Bik · 10 years ago
  69. 698fa97 Remove spurious references to kEmitCompilerReadBarrier in MIPS. by Roland Levillain · 10 years ago
  70. cbf8af8 Merge "MIPS32: Fuse long and FP compare & condition in Optimizing." by Roland Levillain · 10 years ago
  71. 4741516 Merge "Revert "Revert "Introduce support for hardware simulators, starting with ARM64""" by Roland Levillain · 10 years ago
  72. d7d3538 Merge "Revert "ART: Reduce the instructions generated by packed switch."" by Nicolas Geoffray · 10 years ago
  73. f5f64ef Detect phi cycles. by Nicolas Geoffray · 10 years ago
  74. b4c1376 Revert "ART: Reduce the instructions generated by packed switch." by Nicolas Geoffray · 10 years ago
  75. 96f721d Merge "Revert "ART: Set RTI of Arm64IntermediateAddress"" by Nicolas Geoffray · 10 years ago
  76. dce90b9 Revert "ART: Set RTI of Arm64IntermediateAddress" by Nicolas Geoffray · 10 years ago
  77. 68289a5 Revert "ART: Refactor SsaBuilder for more precise typing info" by Alex Light · 10 years ago
  78. cd7b0ee MIPS32: Fuse long and FP compare & condition in Optimizing. by Alexey Frunze · 11 years ago
  79. 7b3e4f9 X86: Use locked add rather than mfence by Mark Mendell · 11 years ago
  80. 7d57d7f Various induction/range analysis improvements. by Aart Bik · 10 years ago
  81. 1e7f8db x86-64 Baker's read barrier fast path implementation. by Roland Levillain · 10 years ago
  82. 7c1559a x86 Baker's read barrier fast path implementation. by Roland Levillain · 10 years ago
  83. e36ae94 ART: Set RTI of Arm64IntermediateAddress by David Brazdil · 10 years ago
  84. d9510df ART: Refactor SsaBuilder for more precise typing info by David Brazdil · 11 years ago
  85. 351dddf Optimizing: Clean up after HRor. by Vladimir Marko · 10 years ago
  86. 58dcb02 Merge "Replace rotate patterns and invokes with HRor IR." by Vladimir Marko · 10 years ago
  87. 40a04bf Replace rotate patterns and invokes with HRor IR. by Scott Wakeling · 10 years ago
  88. bf479be Merge "Don't generate a slow path for strings in the dex cache." by Nicolas Geoffray · 10 years ago
  89. 376cbcc Merge "Optimizing: Add direct calls to math intrinsics" by Nicolas Geoffray · 10 years ago
  90. 8ab1d64 For LSE, add a few non-aliasing cases due to pre-existence. by Mingyao Yang · 11 years ago
  91. a4f1220 Optimizing: Add direct calls to math intrinsics by Mark Mendell · 11 years ago
  92. 917d016 Don't generate a slow path for strings in the dex cache. by Nicolas Geoffray · 11 years ago
  93. f71b3ad Get source mapping table from stack maps. by David Srbecky · 10 years ago
  94. d480156 Merge "Fix braino when resolving an invoke-super." by Nicolas Geoffray · 10 years ago
  95. 41844e5 Fix braino when resolving an invoke-super. by Nicolas Geoffray · 10 years ago
  96. 4a34064 Merge "ART: Fix bug in DCE not removing phis from catch phi uses" by David Brazdil · 10 years ago
  97. 04ff4e8 ART: Fix bug in DCE not removing phis from catch phi uses by David Brazdil · 10 years ago
  98. 6d0aefd Merge "MIPS32: Improve integer division by constants" by Nicolas Geoffray · 10 years ago
  99. f1975e4 Merge "Simplify and rename IsLoopInvariant() test." by Mingyao Yang · 10 years ago
  100. 2c1164c Merge "ART: Reduce the instructions generated by packed switch." by Vladimir Marko · 10 years ago